This usually means that a sampling clock with a relatively fast edge and good signal integrity is required to obtain maximum performance from the ADC. A sampling clock of 50 MHz is required in one of ...
Some results have been hidden because they may be inaccessible to you
Show inaccessible results
Feedback